Abstract-Dynamic spectrum access (DSA) is a promising approach for the more effective use of existing spectrum. Of fundamental importance to DSA is the need for fast and reliable spectrum sensing over a wide bandwidth. A model for two-stage sensing is described based on an analysis of the mean time to detect an idle channel. Simulation results show that it provides significantly faster idle channel detection than conventional single-stage random searching. Several system-level issues are also investigated including the settling time of the phase-locked loop (PLL) in the frequency synthesizer, which determines the channel switching time. Effects of the bandwidth of the coarse sensing block and the integration duration of the energy detector are also presented.
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I. INTRODUCTION
T RADITIONALLY, radios are constrained to operate within a band of frequencies that has been set aside for their sole use by regulatory bodies (so-called licensed bands). But with many legacy technologies present, and with many new wireless standards on the horizon, the sub-10GHz spectrum is quickly becoming saturated. Several well-known studies of spectrum utilization, however, definitively show that licensed and allocated spectrum is used inefficiently [1] , [2] ; for example, more than 50% of broadcast television channels in the Seattle, Washington area are unused, constituting known 'white spaces' in the spectrum [3] . Dynamic spectrum access (DSA) has thus been proposed as a means to improve spectral efficiency by opening the spectrum for use by (new) secondary users on a non-interfering basis with primary users. This idea is gaining traction with regulatory bodies as well as evidenced by the recent ruling of the FCC to open up a 700 MHz band for use on a dynamic basis.
The two primary approaches to DSA are centralized and distributed. In a centralized spectrum sharing protocol [4] , [5] , a central coordinator (i.e., as a spectrum server) is responsible for coordinating the transmissions of a group of links sharing a common spectrum. By knowing the link gains in the network, the spectrum server organizes an optimal schedule that maximizes the average throughput of the network. In distributed systems [6] , each transmitter/receiver pair must find an idle channel in which to communicate. Several studies have shown that varying levels of cooperation can increase the overall throughput of the network [7] , [8] .
One common requirement of both approaches is the fast and effective detection of idle primary channels by secondary users as characterized by the mean time for detection. The average time to successfully sense an available channel depends on the search algorithm, which can be broadly classified as either random ( Fig. 1(a) ), or deterministic ( Fig. 1(b) , bottom) [10] , [11] . The performance of channel sensing is fundamental to many other sensing aspects for cognitive radios. The importance of detector design is further enhanced by the impact of its operating characteristic (represented by the probabilities of correct detection, P d , and false alarm, P fa , respectively) on the aggregate throughput when such a DSA network is operative [18] .
Other than the sensing algorithm, system performance also depends on the sensing architecture; our work espouses a twostage DSA approach ( Fig. 1(b) ) that comprises preliminary coarse resolution sensing (CRS) [11] followed by fine resolution sensing (FRS). The total spectrum is first partitioned into several contiguous coarse sensing blocks (CSB) of equal bandwidth; each is denoted as either CSBW with or CSBN without idle channels, respectively. FRS is then performed on a CSBW to detect an idle channel; if that process is unsuccessful, the search algorithm returns to the CRS stage. In this paper, analytical and simulation results for the mean detection time are developed for the two-stage DSA scheme. Trade-offs among the CSB bandwidth, integration duration, mean detection time and power dissipation are also explored.
II. SYSTEM DESCRIPTION

A. System Model
Assume that the entire spectral band comprises an N-set of contiguous discrete frequency domain channels each with bandwidth, B c , which also represents the bandwidth of a primary signal of interest. Let L be the number of idle channels (i.e., those unoccupied by primary users) where typically L/N 1. Further, assume that the L idle channels are randomly scattered over the N-set. used to denote the status of the k th channel, where O k = 0(1) means the channel is busy (idle). Hence,
All channels are assumed to be additive white Gaussian noise (AWGN) with normalized amplitude gains of unity. Moreover, the simplest and most widespread detection scheme is assumed; i.e., non-coherent energy detection wherein the observed signal samples are filtered to a detector bandwidth, B sense , passed through a square-law detector, integrated over a sensing period, and compared to a decision threshold, D t . P n and P sig are the noise and primary signal powers observed by the secondary user:
where k is Boltzmann's constant (1.38 × 10 23 J/°K), T is the system temperature (e.g., 300°K), and γ is the average signalto-noise ratio (SNR).
B. Channel Sensing
The conventional random search scheme is widely used in channel sensing. As illustrated in Fig. 1(a) , if the secondary user randomly selects a channel that is detected to be busy, another channel is randomly chosen; the process repeats until an idle channel is found. In the serial search scheme, the secondary user searches sequentially beginning with an initial channel until an idle channel is discovered. Clearly, both random and serial searches are one-stage sensing schemes.
For L/N 1, however, it has been shown that the detection performance of both one-stage schemes is inadequate because long mean times to detection are required [11] ; hence, new approaches are needed. For example, nodes equipped with multiple antennas allow parallel (simultaneous) multiresolution scanning of disjoint frequency bands to improve the mean time to detection [9] . In our work, we adapt the concept of simultaneous scanning with multiple antennas to nodes with a single antenna by using multiple (two) stage scanning to achieve similar improvments. Gezici presented a similar idea [29] , but his objective is accurate estimation while our's is fast channel sensing. As shown in Fig. 1(b) , the total spectrum is divided into β coarse sensing blocks, each with α channels of equal bandwidth B c (α = N/β, B csb = αB c ). As described earlier, the sensing algorithm comprises two stages: coarse resolution sensing followed by fine resolution sensing. In CRS, the first CSBW is located; thereafter, FRS attempts to detect an idle channel within it. A random search is used in CRS with a detection bandwidth equal to that of the CSB; i.e., B sense = B csb . Although both random and serial searches exhibit similar detection time performance [11] , random search provides a better fairness to allocate a potential free channel, whether it is at the beginning or end of the channel sequence. In contrast, because random search can cause unnecessary death lock, FRS employs a serial search within a CSB with B sense = B c . This occurs if a false alarm in CRS occurs (i.e., the detector indicates an idle channel in the CSB when all are actually busy); a random search during the subsequent FRS would continue to try but fail to locate this nonexistent free channel -a death lock. However, the use of a serial search in FRS easily avoids the death lock because it evaluates all channels only once. If no idle channel is detected during FRS, the device returns to the CRS mode as illustrated in Fig. 2 . If a false alarm (detecting a busy channel as idle) occurs during FRS, a penalty equal to J integration periods is incurred for recovery from the error before scanning is resumed.
III. SETTLING TIME AND ENERGY CONSUMPTION TRADE-OFFS
Inherent in the two-stage sensing algorithm is the need to quickly and efficiently jump from one channel frequency to another as the maximum frequency hop in either the CRS or FRS stage may span the entire frequency spectrum of interest. The settling time required for such frequency hopping is primarily determined by the design of the phaselocked loop (PLL) used in the frequency synthesizer that generates the channel carrier frequencies. It is well known that a conventional PLL designed with a wider bandwidth achieves a faster settling time. However, its phase noise is increased resulting in increased reciprocal mixing [27] and decreased SNR with a corresponding increase in detection errors. A decrease in settling time also comes at the expense of an increase in power dissipation with an attendant increase in the energy cost of spectrum sensing (i.e., Joules per Hz sensed). In this section, tradeoffs among settling time, phase noise and energy consumption in a PLL are described in the context of DSA applications. Fig. 3 shows a block diagram of a typical type-II thirdorder PLL, which comprises five main components: the reference oscillator, the phase-frequency detector (PFD) and it associated charge pump (CP), the low-pass loop filter (LPF), the voltage-controlled oscillator (VCO) and the feedback ÷N digital divider. The reference frequency, f ref , is typically derived from a fixed low-frequency oscillator (e.g., a crystal oscillator). The PFD/CP combination produces a bi-directional current with magnitude proportional to the phase error, φ e = φ in − φ out . The output of the charge pump is filtered by the LPF to produce the VCO control voltage. The VCO, in turn, outputs a frequency, f out , that is proportional to the control voltage. Owing to the negative feedback action of the PLL, the reference frequency is effectively multiplied by N to produce the desired channel carrier frequency. For a PLL that must generate the wide range of frequencies required for spectrum sensing in cognitive radios, the feedback digital divider ratio N is varied to select different channels with f out = N f ref .
In two-stage sensing, the time available for the receiver to switch its sensing circuitry to a new channel is usually fixed. It is determined by the settling time of the PLL, which is the time needed for the control voltage of the VCO, or equivalently its output frequency, to settle within a predetermined accuracy of its final value, when the feedback divider value is switched to a new channel setting. Increased loop bandwidth in the PLL leads to faster settling and quicker detection of idle channels, but, for constant power dissipation, it trades off against increased phase noise. Consequently, power dissipation is often increased to reduce the phase noise spectral density [28] .
A better understanding of the tradeoff between settling time and overall phase noise is gained by considering two components: phase noise contributed by (i) the reference oscillator, and (ii) the VCO. Phase noise contributed by the reference oscillator (i.e., reference noise) is filtered by the closed-loop transfer function of the PLL, H(s), before it appears at the output. Hence, an increase in the closed-loop bandwidth to reduce settling time results in an increase in the total phase error integrated over that bandwidth [19] , [20] . Conversely, VCO phase noise is shaped by the PLL closed-loop phase error transfer function, E(s), given by
which has a high-pass characteristic. The PLL design tradeoffs are now clear: as the closed-loop bandwidth is increased, the settling time and low-frequency phase noise of the VCO are decreased, but the reference phase noise is increased. It can be shown that the phase noise contributions from the feedback digital divider and the PFD/CP are also high-pass shaped by E(s). For simplicity, it is assumed in the following that the overall phase noise of the PLL is dominated by that of the reference.
As described above, fast settling time and low phase noise are achieved simultaneously by increased power dissipation. This tradeoff is validated in Table I , which compares five different PLL designs under the same phase noise constraints [21] - [25] .
Although a conventional PLL cannot simultaneously achieve fast settling and low phase noise with low power dissipation, more sophisticated architectures overcome these tradeoffs. For example, in adaptive-loop architectures, the loop bandwidth of the PLL is increased, and thus the settling time is reduced, only during the frequency switching transient [26] . After the transient has subsided as indicated by the acquisition of phase lock, the loop bandwidth, and hence the corresponding phase noise, is reduced. This technique enables fast settling with low phase noise and low power dissipation and avoids the stability problems that plague conventional wideband phase-locked loops. Note that energy is consumed at a rate E per unit time during the entire integration period of the energy detector, T det ; hence, the total energy cost is:
IV. ANALYSIS OF DETECTION AND FALSE ALARM PROBABILITIES IN TWO-STAGE SENSING
A. Detection and False Alarm in FRS
During the fine resolution sensing stage, the sensing bandwidth of the energy detector is equal to the channel bandwidth; i.e., B sense = B c . The decision process chooses one of two hypotheses where H 1 and H 0 denote noise only and noise plus a primary signal, respectively. The output amplitude of an observed sample from the device, x, is represented by Gaussian probability density functions [11] 
where σ n = P n /2 = kT B c /2. Let z denote the final decision variable after time integration; i.e., z =
( x is the largest integer contained in x), and T f i is the integration time of the non-coherent detector used during FRS. It is clear that z follows a chi-square distribution under the null hypothesis, H 1 , and a non-central chi-square distribution under H 0 , both with M f degrees of freedom [17] 
where
is the gamma function defined by Γ(z) = [15] , [16] :
B. Detection and False Alarm in CRS
The analysis of the CRS sensing stage is more complex although the decision process again chooses between one of two hypotheses: H 1 when there exists at least one idle channel in the CSB and H 0 when there is none. If hypothesis H 1 is true, the FRS stage is invoked to identify an idle channel contained in the CSB. In the independent identically distributed (i.i.d) model, the L idle channels are randomly scattered over the N-set of channels and a primary signal occupies a specific channel with probability (1 − L/N ) . Therefore, the number of idle channels, n, in a coarse sense block follows a binomial distribution; i.e., n ∼ B(α, L/N ). As a sub-hypothesis of H 1 , H 1(k) denotes the event that there are exactly k idle channels (1 ≤ k ≤ α) in a CSB assuming α ≤ L; hence, [Eq. 12, 13, and 14]. The probability density functions of the measurements, y, that are inputs to the CRS detector, conditional on the two hypotheses, are thus given by
For the non-coherent detector during the coarse resolution stage, the noise power at the detector input is σ n = P n /2 = αP n /2. Hence, the noise power is amplified by the factor α relative to that in the FRS scenario whereas the signal power remains the same.
Assuming the detector uses M c samples, the decision statistic is z = In most practical cases, the number of available channels is no less than the number of channels in a CSB (α ≤ L). However, there might be just few a available channels through the whole spectrum, causing L < α; hence, in this extreme case, see [Eq. 19, 20 and 21] V. MEAN DETECTION TIME Each channel scanning period comprises two subintervals: T s and T i . T s is the settling time of the PLL used in the frequency synthesizer, which depends on its type and order as well as other circuit details. T i is the integration time required for the non-coherent detector to reach a decision on the status of the channel (i.e., busy or idle); it is a function of the detector configuration and the desired value of P d − P fa , which is a measure of accuracy.
The overall mean detection time, T det , required for a secondary user to successfully identify an idle channel is a function of the two subintervals mentioned above; i.e.,
where S det is the average number of steps required for acquisition.
The mean number of detection steps required for conventional random and serial searches is derived by Luo, et al. [11] :
In the ideal scenario where P d = 1 and P fa = 0, (23) and (24) simplify to
The average number of detection steps required for two-stage sensing is determined next.
A. Analysis of Two-Stage Sensing
The mean number of total detection steps in the coarse plus fine resolution stages is S det = S crs + S frs (27) In the i.i.d model, each CSB has the same probability, P r (H 1 ), of containing a white space. Hence, similar to the analysis of the conventional random search, the mean number of steps required during the CRS stage to successfully detect an idle channel in a coarse sensing block is
However, if no idle channels are found during an FRS stage, the CRS stage is re-initialized, which occurs with probability
The number of steps for such missed detection follows a geometric distribution with an expected value of 1/(1 − P miss ). Thus, the average total number of steps during the CRS stage is given by
The analysis of the FRS stage is divided into two conditional events: (a) after correct detection, and (b) after false alarm in the CRS stage to yield S frs,cor and S frs,fal , respectively. Assuming that exactly i idle channels exist in a CSB (i.e., n = i), the mean number of steps required by FRS is given by [11] [Eq. 31]
For each false alarm during a CRS stage, the subsequent FRS stage uses α(1 + JP f fa ) more steps on average before
discovery. Because the probability of a CSB with at least one idle channel is P r(H 1 ), the mean number of steps caused by false alarm in CRS is
Hence, the expected number of steps for FRS sensing, S frs , is given by [Eq. 33] In the ideal scenario with P 
B. Overall Mean Detection Time
At each sensing stage, an increased number of samples (pre-detection integration) results in a more reliable outcome as determined by higher detection and lower false alarm probabilities, which in turn leads to fewer steps required on average for detecting an available idle channel. Let M c and M f denote the number of sensing samples in the CRS and FRS stages, respectively. Then the corresponding mean detection time (T det ) is expressed in terms of T c i and T f i , the integration periods for CRS and FRS, respectively:
Upon substitution, (35)-(37) can be re-written in the final form as [Eq. 38]. Intuitively, shorter PLL settling time leads to shorter mean detection time. However, the power dissipation per unit time is also increased in order to maintain the same phase noise level. Since the total energy cost is composed of energy in the PLL settling stage plus energy in the energy detector stage, it is also interesting to investigate the trade-off between detection time and total energy consumption. Such results are given in the next Section.
C. Overall P d − P fa
In two-stage sensing, the overall accuracy of the system (i.e., (P d − P fa )) depends on the decision thresholds for the two stages:
The FRS stage has the same receiver operating characteristics (ROC) as in one-stage sensing, because both operate under the 2 same conditions using the same approach. The ROC is shown in Fig. 4 for several values of M f . To gain additional insight into the operation of the twostage sensing scheme, the ROC is held constant during the FRS stage (P f d = 0.9, M f = 4, and γ = 6dB (the per sample SNR at the front-end of the detector)), while the parameters of the CRS stage are varied to determine the effects on the overall (P d − P fa ). Figs. 5 and 6 plot the P m vs. P fa performances (P m = (1 − P d ) ) of the non-coherent energy detector for different values of M c , α and L/N . It is observed that a wider CSB bandwidth results in decreased (P fa − P m ) performance due to the increased noise power. Although (P fa − P m ) performance always improves by integrating over more sensing samples, a significantly larger number were required to achieve the desired (P fa − P m ) performance. Moreover, the performance of the system benefits from the smaller values of P m associated with the larger values of L/N .
In a typical TV spectrum, the total system bandwidth is B sys = 1.2 GHz and the channel bandwidth is B c = 6 MHz; hence, the number of channels is N = B sys /B c = 200. Considering different average values of SNR (γ) at the input to the non-coherent detector, the integration durations needed during the CRS stage to achieve P Table II .
VI. NUMERICAL RESULTS
In this section, experimental results are used to compare the performance of the conventional one-stage (random search) and proposed two-stage (random then serial searches) sensing schemes; the simulations assume T s is 0.15 μs, 20 μs and 120 μs for type-I [22] , type-II [23] and type-III [25] PLL designs, respectively. MATLAB is used to generate the discrete channel frequencies, and the data is gathered after running 3000 realizations for each experiment. For convenience, the numerical results are separated according to the SNR values at the front-end of the detector; i.e., case I: γ = 3 dB; case II: γ = 6 dB and case III: γ = 13 dB. These three cases correspond to low-, mid-, and high-SNR environments, respectively. An SNR greater than 13dB is practical but leads to similar mean detection time results as for case III because the sensing duration is small relative to the settling time, especially for type-I and type-II PLL designs. 
A. Mean Detection Time
The average numbers of detection steps required for the conventional one-stage and proposed two-stage sensing schemes are first compared with P However, the mean number of detection steps required for onestage sensing decreases dramatically as L/N increases, and eventually becomes slightly smaller than that of the two-stage scheme due to the increased mean number of steps required in the CRS stage. Fig. 7 also illustrates a weakness of multiplestage sensing: overall efficiency is reduced because of needless transfers between stages due to missed detects or false alarms in the fine resolution stage(s).
The bandwidth of the CSB introduces another trade-off; i.e., a small bandwidth means a large number of detection steps to locate a CSBW whereas a large bandwidth costs more time in the FRS stage. To further explore this trade-off, the average detection time is simulated for different values of CSB bandwidth, L/N , γ and types of PLL circuits used in the frequency synthesizers. In Fig. 8 , two-stage sensing with α = 2 and 4 outperforms one-stage sensing for L/N < 0.15 for all PLL types; the advantage is most significant in medium and high SNR environments. For L/N < 0.1 for a type-I PLL, two-stage sensing with α = 2 finds an idle channel faster than both the one-stage and two-stage with α = 4. In Fig.  9 , two-stage sensing with α = 4 performs better than with α = 2 for both type-II and type-III PLLs. Fig. 10 shows similar results for all PLL types because the differences in integration durations for different CSB values in high-SNR environments is not as significant as in the low-SNR counterparts. The average detection time is sensitive to the product of the PLL settling time and the mean number of detection steps. For the same L/N , increasing the CSB bandwidth means more sensing samples, and an increased mean detection time, are needed to achieve the same performance in P 
B. Trade-Offs Between the CRS and FRS Stages
Fixing a maximum net integration time for the two-stage detection system imposes a trade-off between the CRS and FRS evaluation times. For example, an increase in the number of samples used in CRS yields better (P to a smaller range of (P f d − P f fa ) values than in a high-SNR situation. Hence, as described above, the system requires a large net integration time to possess an optimum value of M f . For Fig. 11 , for example, optimum M f values exist for T i > 10 μs.
C. Trade-Offs Between Detection Time and Energy Consumption
Another critical trade-off in PLL design exists as a result of the burgeoning demand for low-energy systems: settling time versus energy consumption. For a given PLL type, the energy consumed due to circuit switching is E s = P T s S det . It comprises, along with that used during integration, the total energy consumption, E total = E s + E i , where E i = P T i and T i is the integration period. It is shown in Fig. 12 for the examples used herein, that type-I PLL circuits exhibit the lowest energy consumption. Moreover, as the integration duration is relatively small for applications using the TV bands, E i is a minor component of the total energy consumption. The relationship between power dissipation and settling time in a PLL is inherently nonlinear. Hence, the type-I PLL, which has the lowest value of P T s , provides the minimum overall energy consumption in the TV-band dynamic sensing application. For any of the PLL circuits used herein, one-stage sensing performs slightly better in terms of detection time for high L/N values. However, the situation is more complex for low L/N values. As shown in Fig. 12 , the two-stage sensing with α = 10 performs better with a type-III PLL (T s = 120 μs) but worse with type-I PLL (T s = 0.15 μs), compared to the onestage sensing. The two-stage sensing consumes more energy during integration, but this becomes less important as the PLL settling time increases. Compared with one-stage sensing, the two-stage sensing with α = 4 and 10 consumes less energy for settling times > 0.15 μs, but more when the settling time is 0.009 μs.
VII. CONCLUSIONS
A two-stage sensing technique for Dynamic Spectrum Access for enhanced channel sensing in TV-band applications is described in this paper. This novel technique is investigated in terms of both detection theory and practical circuit constraints. The results show that two-stage sensing with a small bandwidth coarse sensing block outperforms the traditional onestage sensing scheme in terms of lower mean detection time when the ratio of idle channels is low. System performance studies involving the bandwidth of the coarse sensing block also highlight the role of the integration time in both stages and the total energy cost in determining optimum designs.
